Aller au contenu

High-density optical RDL on photonic interposers using out-of-plane coupling structures

Recherche / Thèse 25 à 36 mois

Leuven (Belgium)

Publiée le 10 novembre 2026

  • Contrat

    Recherche / Thèse 25 à 36 mois

  • Lieu

    Leuven (Belgium)

  • Date de début

    Dès que possible

  • Salaire

    Information non renseignée

  • Télétravail

    Non spécifié

High-density optical redistribution layers (RDL) on photonic interposers-combining polymer waveguides (PWG) with organic RDL, or silicon nitride (SiN) on silicon/glass platforms-require robust solutions for system-level integration onto printed circuit boards (PCBs). A key challenge lies in assembling the interposer onto a substrate while maintaining efficient optical connectivity. This requires the development of a reliable optical interface between the interposer and the PCB, enabling low-loss signal transfer across different material platforms and packaging levels.

To address this, out-of-plane coupling elements such as micro-mirrors and micro-lenses become essential building blocks. These structures facilitate vertical light redirection from the interposer waveguides towards optical interfaces integrated on the PCB. From there, optical signals can be coupled into board-level connectors, such as fiber array connectors or pluggable modules, enabling scalable and high-bandwidth system interconnects.

The research focus therefore lies in designing and integrating low-loss, high-bandwidth passive photonic components-such as mirrors, lenses, and coupling structures-that enable seamless optical interfacing between interposers and PCBs. This includes ensuring precise alignment tolerances, high reliability under assembly conditions, and compatibility with heterogeneous integration schemes. Such advancements are critical to support emerging applications in AI/ML hardware, optical I/O architectures, and next-generation photonic packaging technologies.

Required background: Photonics, Applied Physics and Electrical Engineering

Type of work: Literature study (10%), design, simulation, optimization (30%), layout (10%), cleanroom post-processing (20%), characterization and analysis (30%).

Supervisor: Geert Van Steenberge (UGent)

Co-supervisor: Geert Van Steenberge (UGent)

Daily advisor: Jef Van Asch

The reference code for this position is 2027-002. Mention this reference code in your application.

Date limite de candidature

Tant que l’offre est en ligne

Niveau d'étude

Niveau Master, MSc ou Programme Grande Ecole

Fonction

Technologie

Plus d’infos sur l’entreprise

imec

Embracing a better life.

Our future starts with you
How would you describe imec in just one word? We asked our employees, see what imec means to the people behind the chips.
Spearheading semiconductor R&D with the world's most advanced pilot line
Imec Leuven (headquarters) from the sky. Soon this view will change, as new buildings will be added in the near future.
Imec's headquarters in Leuven: the imec tower and one of our cleanrooms. But there's lots of imec buildings hiding behind it!
Into imec's cleanroom! Wafers are being processed 24/7.
From chips to atoms: a tour inside imec's material and components analysis labs.
Diversity as fuel for innovation.
We're defining the future for a better life through technology.